Mask Compression: High-Order Masking on Memory-Constrained Devices

Markku-Juhani O. Saarinen¹ Mélissa Rossi²

¹ PQShield, UK and Tampere University, Finland ²ANSSI, France

16 August 2023 Selected Areas in Cryptography (SAC) 2023 Fredericton, New Brunswick, Canada



Intro: Side-Channel Attacks & Masking Countermeasures

2 The Basic "Trick" of Mask Compression

In Practice: Order-31 Masked Signatures on FPGA

Side-Channel Attacks



- → Side-Channel Attacks (SCA) use external measurements such as latency (TA), power consumption (SPA/DPA), or electromagnetic emissions ([S/D]EMA) to extract secrets.
- → SCA resistance is important for PC, IoT, and mobile device "platform security" (secure boot, firmware updates, attestation), authentication tokens, smart cards, HSMs / secure elements..
- → Common compliance & market requirement for hardware (Common Criteria / AVA_VAN, FIPS 140-3 / ISO 17825).
- Post-Quantum Cryptography (PQC) implementations e.g. lattice-based schemes Dilithium and Kyber inherit all of the security and compliance requirements of Elliptic Curve or RSA based solutions in applications.





P[®]SHIELD

→ Masking: Secret data [s] is processed in *d* randomized shares s_i.

Boolean Masking: $[\![\mathbf{s}]\!] = \mathbf{s}_1 \oplus \mathbf{s}_2 \oplus \cdots \oplus \mathbf{s}_d$ Arithmetic Masking: $[\![\mathbf{s}]\!] = \mathbf{s}_1 + \mathbf{s}_2 + \cdots + \mathbf{s}_d \pmod{q}$.

 \rightarrow Individually each share **s**_i is uniformly random, as is any combination if d - 1 shares.

- → A bit like *d*-of-*d* secret sharing: Even full knowledge of d 1 shares $\sum_{i=1}^{d-1} \mathbf{s}_i$ reveals nothing about $[\mathbf{s}] = \sum_{i=1}^{d} \mathbf{s}_i$. You need all *d* shares. We call d 1 = t the masking order.
- → If you only have partial or "noisy" measurements (traces), it has been shown that the number of such observations required to learn [[s]] grows <u>exponentially</u> with d.
 (Chari et al. 1999 a lot of subsequent theoretical and experimental work supports this.)

PSHIELD

Computation on masked shares must be arranged so that intermediate variables have no statistical correlation with the actual secret variables. They need to appear random too.

- → Gadgets: Common approach is to first design a set of "gadgets" for simple operations (logical AND, selection, bit shift, etc.) and compose larger algorithms from them.
- → Refreshing: Masking security generally requires that a particular secret sharing of variable [[s]] can only be used once; after that, it needs to be *refreshed* (re-randomized).
- Proofs: The proofs can be made in several models; the Ishai-Sahai-Wagner (ISW)
 <u>t</u>-probing security requires that any t internal intermediate values don't reveal secrets.
 The noisy leakage model is an alternative; links have been proven between t-probing security, noisy leakage model, and information-theoretic attack complexity bounds.



- \rightarrow Linear operations only need **linear** O(d) effort to mask:
 - > Addition / subtraction / XOR of masked variables ([[s]] + [[r]]).
 - Multiplication (or Boolean AND, OR) with a scalar constant or a public variable $(\mathbf{c} \cdot [\![\mathbf{s}]\!])$.
 - > Share-independent linear operations such as NTT (Number Theoretic Transform.)

→ Non-linear operations generally require quadratic $O(d^2)$ effort:

- > Multiplication (Boolean AND, OR) between secret variables ([[s]] · [[r]]).
- > Conversions between Arithmetic and Boolean masking representations (A2B and B2A).
- Symmetric cryptography like AES or SHA3. Especially these may benefit from Threshold Implementation (TI) technique, requiring additional share(s) but less randomness.
- But some non-linear operations can be done with quasilinear O(d log d) effort:
 Practical quasilinear techniques are known only for a limited number of computational tasks.

Masking in Lattice Crypto: Long Secret Vectors



Example. Most MLWE-based algorithms are built on arithmetic in rings $\mathbb{Z}_q[X]/(X^n + 1)$:

- → Kyber: q = 3329, n = 256 with $k \in \{2, 3, 4\}$ rings (different security levels) in secret \hat{s} .
- → Dilithium: q = 8380417, n = 256 with $(k + \ell) \in \{8, 11, 15\}$ rings in secret $(\mathbf{s}_1, \mathbf{s}_2)$.
- → Raccoon: q = 549824583172097, n = 512 with $\ell \in \{4, 5, 7\}$ rings in secret **[s]**.

(Note that there are other sensitive variables that also require masking, this is just an example.)

Each ring requires at least $n \cdot \lceil \log_2 q \rceil$ bits. At PQC Category 5, a single share of Kyber's \hat{s} requires 12288 bits, Dilithium's (s_1, s_2) is 88320 bits, and Raccoon's [s] is 175616 bits.

Multiply this with d, the number of shares: First-order masking requires twice the amount of storage, and a potential order-9 (d = 10) implementation would require $10 \times$ bits, etc.

However, masked implementations access the secret shares independently of each other; much of secret key computation is performed serially, first to share 1, then to share 2, etc.





1 Intro: Side-Channel Attacks & Masking Countermeasures

2 The Basic "Trick" of Mask Compression

3 In Practice: Order-31 Masked Signatures on FPGA

Consider the Basic Two-Share NI Refresh Gadget

- 1 Input: (x_0, x_1) , two full shares of [x].
- 2 Pick a new, uniform random x'_1 .
- **3** Intermediate variable $t = x_0 x'_1$.
- 4 Compute output $x'_0 = t + x_1$.
- **5 <u>Output</u>: Refreshed shares (x'_0, x'_1).**

Correctness: We maintain correct masking $\llbracket x \rrbracket = x_0 + x_1 = x'_0 + x'_1$.

First Order: Each input, output, and intermediate variable x_0, x_1, x'_0, x'_1, t is statistically uncorrelated with secret [[x]].



Basic (first-order NI) MaskCompress Trick



- 1 Input: (x_0, x_1) , two full shares of [x].
- 2 Generate a new short seed $z'_1 \leftarrow$ \$.
- **3** Expand seed to share $x'_1 = \text{Sample}_G(z'_1)$.
- 4 Subtract new random: $t = x_0 x'_1$.
- **5** Update stored share: $x'_0 = t + x_1$.
- **Output:** Compressed pair (x'_0, z'_1) .

Correctness: The compressed representation (x'_0, z'_1) satisfies $x'_0 + \text{Sample}_G(z'_1) = x_0 + x_1$.

First Order: Uniform, uncorrelated variables.

Almost Half Size: The second full share x'_1 can be discarded. Its 256-bit seed z'_1 suffices.



- 1 Input: Compressed masking (x_0, z_1) : One full share x_0 and one seed z_1 .
- 2 Generate a new short seed $z'_1 \leftarrow$ \$.
- **3** Expand it to share $x'_1 = \text{Sample}_G(z'_1)$.
- 4 Subtract new random: $t = x_0 x'_1$.
- **5** Expand stored seed $x_1 = \text{Sample}_G(z_1)$.
- **6** Update stored share: $x'_0 = t + x_1$.
- **Output:** Expanded shares $[x] = (x_0, x_1)$, refreshed "compressed" pair (x'_0, z'_1) .

First Order: Each input, output, and intermediate variable is statistically uniform and uncorrelated with secret $x = x_0 + x_1$.







- → These basic MaskCompress() and LoadShare() gadgets generalize to d = t + 1 shares (Alg. 1 and 2 in the paper.) Complexity is linear: d shares can be accessed in O(d) time.
- → Secure memory shrinks from $d \cdot |G|$ to $|G| + (d 1)\lambda$ bits, where |G| is the share size, (e.g., 5888 bits for the Dilithium ring) and λ is a security parameter (e.g., 256 bits.)
- → These gadgets are shown to be t-Non-Interfering (NI), which also indicates t-probing security in the Ishai-Sahai-Wagner (ISW) model.
- → Strong Non-Interference (SNI) is a property that allows gadgets to be combined more freely with other gadgets while maintaining security ("composability".) We also present SNI gadgets SNIMaskCompress() and SNILoadShare() (Algorithms 4 and 5). Unfortunately, these require quadratic O(d²) time to access d shares.



- Implement a "share access gadget library" with an API for compressing / uncompressing shares. Modify masked implementation to access shares with this API.
- → Hardware implementation of Kyber, Dilithium (and Raccoon) needs a fast, deterministic seed expander like Sample_G(seed) anyway to expand the public "lattice" matrix A.
- → You don't need to compress everything. Often mask compression makes sense only for longest sensitive variables, and only outside computationally intensive loops.
- → It's really generic: We have described arithmetic masking, but one can equally well use Boolean masking. Especially code-based and multivariate cryptography has large algebraic objects (vectors, matrices over finite fields) where the technique is applicable.



1 Intro: Side-Channel Attacks & Masking Countermeasures

2 The Basic "Trick" of Mask Compression

In Practice: Order-31 Masked Signatures on FPGA

Masked Raccoon: Side-Channel Secure Signatures



- → Raccoon is a lattice-based signature scheme on the NIST PQC "On-Ramp."
 (The paper discusses a little bit earlier Raccoon version from IEEE SP 2023.)
- → Similar to Dilithium but designed for efficient (quasilinear-time) high-order masking. Parameters up to d = 32.
- Raccoon has SNI proofs, but for the demonstration, we just use the NI gadgets to achieve overall quasilinear speed (we know the composition..)



You may ask: Why is Dilithium Hard To Mask?

^P^qSHIEL

Dilithium requires a masked SHAKE; mixes bit manipulations with (mod q) arithmetic, requiring A2B and B2A; has masked comparisons / rejection sampler.

(For these non-linear operations only quadratic $O(d^2)$ gadgets are known.)

Raccoon avoids quadratic operations. The cost of additional shares is nearly constant. (Cycles/share even decreases initially due to a small constant overhead.)



Figure 1: Cost of masking: Signing cycle count divided by d, normalized to a common start at 1 for d = 2. Dilithium data from [24, Table 3].

Raccoon Masking Proof: Composition of Gadgets

P[®]SHIELD

- → Cryptanalytic sensitivity analysis: Which variables need to be protected?
- → Raccoon signature and key generation functions are composed of **Masking Gadgets** that are individually *t*-non-intefering (t NI) or *t*-strong non-interfering (t SNI).
- \rightarrow The scheme is designed to be "masking friendly," so the proofs are quite standard.





Input: A masked key [[sk]], a message msg
Output: A signature sig of msg under sk

1: $\llbracket \mathbf{r} \rrbracket \leftarrow (\mathcal{R}_q^{\ell})^d$ \triangleright A random mask set. 2: **[u]** := A · **[r**] ▷ LoadShare, MaskCompress. 3: $\llbracket u \rrbracket \leftarrow \mathsf{Refresh}(\llbracket u \rrbracket)$ \triangleright LoadShare (not SNI). 4: $\llbracket \mathbf{w} \rrbracket := \operatorname{ApproxShift}_{a \to q_w}(\llbracket \mathbf{u} \rrbracket) \quad \rhd \operatorname{MaskCompress.}$ 5: $\mathbf{w} := \mathsf{Decode}(\llbracket \mathbf{w} \rrbracket)$ ⊳ FullLoadShare. 6: $\mathbf{c}_{\mathsf{hash}} := H(\mathbf{w}, \mathsf{msg})$ \triangleright Not masked. 7: $\mathbf{c}_{polv} := ChalPoly(\mathbf{c}_{hash})$ \triangleright Not masked. 8: $[\mathbf{s}] \leftarrow \mathsf{Refresh}([\mathbf{s}])$ ⊳ LoadShare (not SNI). 9: $[\mathbf{r}] \leftarrow \mathsf{Refresh}([\mathbf{r}])$ \triangleright LoadShare (not SNI). 10: $\llbracket \mathbf{z} \rrbracket := \mathbf{c}_{\mathsf{poly}} \cdot \llbracket \mathbf{s} \rrbracket + \llbracket \mathbf{r} \rrbracket$ ▷ MaskCompress. 11: $\mathbf{z} := \mathsf{Decode}(\llbracket \mathbf{z} \rrbracket)$ ▷ FullLoadShare.

12: $\mathbf{y} := \mathbf{A} \cdot \mathbf{z} - p_t \cdot \mathbf{c}_{\text{poly}} \cdot \mathbf{t}$ \triangleright Unmasked to the end. 13: $\mathbf{y}^{\text{top}} := [\mathbf{y}]_{q \rightarrow q_w}$ 14: $\mathbf{h} := \mathbf{w} - \mathbf{y}^{\text{top}}$ 15: if $(\|\mathbf{h}\|_2 > B_2)$ or $(\|\mathbf{h}\|_{\infty} > B_{\infty})$ then 16: goto 1 17: return sig := $(\mathbf{c}_{\text{hash}}, \mathbf{z}, \mathbf{h})$

Annotated in comments with mask compression gadgets for loading and storing shares where needed. Access to shares is in order 0, 1, ..., d - 1 at every masked step 1–11.



→ The project was built by modifying and expanding components from an existing (commercial) first-order masked Kyber & Dilithium hardware implementation.

\rightarrow We already had fast seed expansion:

For SHAKE-128/256 based $Sample_G$ the unit has a 24-cycle Keccak permutation, connected to uniform (mod q) rejection sampling. DMA output to work memory.

- → Other: RV32C control core, masking random number generator, communication peripherals, and a lattice unit with direct memory access via a 64-bit bus. Fast, native support for Raccoon's mod q and NTT arithmetic, as well as masking.
- → High-level algorithm was implemented in C to run on the RISC-V core on the target. The cryptographic hardware is accessed via memory-mapped control registers.

Hardware Realization and Performance



- On an XC7A100T FPGA: 10,638 Slice LUTs (16.78%), 4,140 Slice registers / Flip Flops, (3.26%) and only 3 DSPs (as logic was used for multipliers ASIC-oriented design). Rated for 78.3 MHz, and ran with 24ns (41.7 MHz) clock cycle for trace acquisition.
- → Operated well with 128 kB of SRAM (Block RAM), while at least 2000 kB would have been required at *d* = 32 without compression. Artix 7 doesn't have such memory resources. The secret key **[s]** alone shrunk from 294 kB to 12.1 kB.

Algorithm	Shares	Keygen()	Sign()	Verif()
Raccoon-128	d = 2	1,366,000	2,402,000	1,438,000
Raccoon-128	d = 4	2,945,000	3,714,230	1,433,034
Raccoon-128	d = 8	6,100,000	6,345,000	1,389,000
Raccoon-128	d = 16	12,413,000	11,605,000	1,389,000
Raccoon-128	d = 32	25,073,000	22,160,000	1,393,000

Table 1: FPGA cycle counts at various side-channel security levels.

Leakage Assessment ("TVLA Sign-Off")

- **"SHIELD**
- → The FPGA target was on a ChipWhisperer CW305 board for good-quality power trace acquisition. PicoScope 2208B oscilloscope at the 24ns sampling frequency (same as target clock); more than 22 million samples per Raccoon-128 trace at d = 32.
- → At N=20,000 traces, the maximum *t*-value was 5.55, well under the threshold and corresponding to P-value 0.47. At N=10,000 traces, the test result was *t* = 5.43.
 TVLA only detects first-order leakage so we tried *d* = 2 too (*N* = 200,000 traces.)
- → We also verified that leakage detection is functional by disabling countermeasures in various ways; spikes rapidly appear in those cases.

n perfection and an anti-type of the internet and first end the feature of the second and a second and
an panganganan pangangangan pangangan pangangan pangangan pangangan pangangan pangangan pangangan pangangan pan Pangangan pangangangan pangangangan pangangangan pangangangan pangangangan pangangangan pangangangan panganganga





- → Mask Compression is a technique where one stores random "seed" for some large masking shares and expands the seeds only when needed by computation.
- → Mask Compression allows provable side-channel security properties to be retained.
- → Practical sometimes necessary especially for high-order masking of PQC.
- → Experiments: FPGA implementation of Order-31 Raccoon-128 signature function, with significant resource savings. ISO 17825 / "TVLA" style leakage assessment.



200,000 TVLA t-traces of Raccoon-128 d = 2 with mask compression.